Abstract-This paper presents an active control of capacitance-voltage (C-V) characteristic for MOS capacitors based on sliding-mode control and sigma-delta modulation. The capacitance of the device at a certain voltage is measured periodically and adequate voltage excitations are generated by a feedback loop to place the C-V curve at the desired target position. Experimental results are presented for an n-type c-Si MOS capacitor made with silicon dioxide. It is shown that with this approach, it is possible to shift the C-V curve horizontally to the desired operation point. A physical analysis is also presented to explain how the C-V horizontal displacements can be linked to charge trapping in the bulk of the oxide and/or in the silicon-oxide interface. Finally, design criteria are provided for tuning the main parameters of the sliding-mode controller.
I. INTRODUCTION

D
IELECTRIC charge trapping is widely known as an important reliability issue in MOS capacitors and related structures such as ultrathin gate oxides used in MOSFETs [1] , or in MEMS. This phenomenon alters device performance, affecting its circuital features and even reducing its effective lifetime. Shift of the capacitance-voltage (C-V) characteristic [2] , [3] , and therefore of the threshold voltage, or negative-bias temperature instability (NBTI) degradation observed in p-MOSFETs [4] are examples of serious reliability problems due to oxide charge trapping.
The physical mechanisms responsible for charge trapping are rather complex and dependent on the fabrication process, the temperature, and the electrical stress applied to the device [5] - [10] . Most works focus on the design and characterization of materials and structures to reduce the effects of charge trapping. M. Domínguez-Pumar, C. R. Bheesayagari, S. Gorreta, G. López-Rodríguez, I. Martín, and J. Pons-Nin are with the Micro and Nano Technologies Group, Universitat Politécnica de Catalunya, 08034 Barcelona, Spain (e-mail: manuel.dominguez@upc.edu; chenna.bheesayagari@ upc.edu; sergi.gorreta@upc.edu; gema.lopez@upc.edu; isidro.martin@ upc.edu; joan.pons@upc.edu).
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Digital Object Identifier 10.1109/TIE.2016.2645159 Although these methods have substantially reduced the charge trapping in the dielectrics, shift of the C-V characteristic due to charge trapping still represents a reliability issue in MOS transistors and capacitors. The purpose of this paper is to show how a simple control technique, based on sliding control [11] , can be used to deliberately shift the C-V characteristic to a desired operation point, either for compensating dielectric charging or for other circuital requirements.
The method is similar to that used in MEMS devices [11] , [12] consisting in the application of bipolar actuation voltage stresses and a sigma-delta modulation control loop. It has been successfully demonstrated in silicon dioxide MOS capacitors.
II. FABRICATION PROCESS
The capacitors used in the experiments were fabricated on an n-type c-Si 100 wafer, 280 μm thick and resistivity of 2.5 ± 0.5 Ω· cm. The process starts with an RCA clean followed by a thermal oxidation for 30 min with a temperature ramp between 850
• C and 1080 • C. An SiO 2 layer of ∼40-nm thick is grown on both sides of the wafer. The SiO 2 of the back side is removed with high-frequency (HF) etching, whereas the front side is protected with photoresist. To obtain a good ohmic contact at the back surface, a stack consisting of ∼4-nm aSiC x (i) (x ∼ 0.1), 15-nm n-doped a-Si and 35-nm a-SiC x (x ∼ 1) is deposited on the back side of the wafer by PECVD. Then, a laser doping technique [13] is applied trough this dielectric stack to create localized n ++ regions with 400 μm pitch. After this laser processing step, the bottom of the sample is ready to be contacted with 480 nm of Ti/Al stack deposited by RF sputtering. A second deposition of Ti/Al is made at the front side to create the upper contact. The active device area is delimited by photolithography patterning and wet etching. A final annealing in N 2 atmosphere at 400
• C for 30 min improves the contacts and the adherence with the c-Si. Fig. 1 shows a cross section of the device.
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III. DESIGN OF THE C-V CONTROL CIRCUIT
The main contribution of this paper is to change the paradigm from the observation of charge trapping degradation to a new one deliberately using the trapping phenomena either to mitigate the effect on the device performance or to tailor its operational properties. The mean to do that is to periodically sense the capacitance value at a certain voltage and applying positive or negative voltage pulses to keep this value constant around a target value.
The designed control scheme is based on sigma-delta modulation and uses a feedback loop to periodically monitor the displacement of the C-V curve, see Fig. 2(a) . It is a sampled circuit and at each sampling period T S , it evaluates whether the current value of the magnitude to control is above or below its desired value, hence the sign function in the loop. In our case, the magnitude to control is the total charge in the dielectric, which is indirectly sensed by observing the horizontal displacement of the C-V curve. The detection of whether the C-V lies to the right or to the left of its final desired position can be achieved by observing the value of the capacitance at a constant voltage
The objective of the control proposed is to shift the C-V curve of the device so that the value of the capacitance at the voltage reference V 1 is C th , i.e., C[V 1 ](t) ≈ C th . To this effect, the feedback loop applies an adequate sequence of voltage waveforms to the device. These waveforms must be designed to obtain two separate results: 1) to allow periodical monitoring of C[V 1 ](t) at times t = nT S ; 2) to apply the correct excitation to shift the C-V in the adequate direction.
The voltage waveforms designed, named as BIT0 and BIT1, can be seen in Fig. 2(b) . In both the cases, the waveform ends with a segment of time of duration δT S , in which V 1 is applied to the device to be able to measure the relative position of the C-V curve, with regard to the desired position, i.e., make the comparison between the other hand, the actuation voltages {V + , V − } are chosen so that they generate horizontal shifts of the C-V of different sign: if C[V 1 ] n < C th , a BIT1 is applied during the next clock cycle, or a BIT0 otherwise (see Fig. 2 ).
It must be noted that the application of either a BIT0 or a BIT1 waveform implies the application of two voltages, either
To be able to control the C-V curve, the continuous application of BIT0 waveforms must generate shifts of a different sign to the continuous application of BIT1 waveforms. This has been indeed the case in our experimental results.
Finally, the periodical comparison between C[V 1 ] n and C th generates a bitstream at the output of the modulator, b n = sgn(C th − C[V 1 ] n ). From this signal it is possible to obtain realtime information of the charging dynamics within the device.
IV. EXPERIMENTAL RESULTS
The control method has been applied to one of the MOS capacitors described in Section II, of 1 mm 2 area. It has been observed that continuous application of V − = −3V generates a shift to the right of the C-V curve, whereas application of V + = 6 V produces a shift to the left. In order to have good sensitivity to the displacements of the C-V curve produced during the experiments, the value V 1 = −4.5V has been chosen. The sampling period is T S = 350 ms and δ = 1/3.
A Keysight E4980A LCR meter (with an ac measuring frequency of 2 MHz) controlled from a computer periodically measures the capacitance and sets the actuation voltages. The experiment has been carried out for 16 h with eight different target capacitances, each one kept for 2 h (see Table I ). Fig. 3 shows the evolution as a function of time of the capacitance measured at the end of each clock cycle C[V 1 ] n . At the beginning of each interval, a transient can be observed in which the measured capacitance increases or decreases till the next threshold value is reached. Once the desired value has been reached, the feedback loop applies the excitation required to keep it constant. Fig. 4 shows the C-V characteristic of the device at the end of each 2-h controlling segment (C i ). By applying this control method it is possible to shift the C-V curve horizontally. The corresponding values of the voltage shift, measured at 0.4 nF of device capacitance, are listed in Table I . A zoom of the time evolution of the capacitance measured at V 1 can be observed in Table I . Within some limits, the control can place the C-V curve arbitrarily at any position. The ac test frequency used is 2 MHz. Fig. 5 . As it can be seen, each time the capacitance is below the desired threshold value (C th =0.6231 nF for segment C −4 ) the feedback loop applies a BIT1 and in this case, it takes between three and four consecutive BIT0s to take it down again below the threshold. This is compatible with the standard behavior of first-order sigma-delta modulators [12] . Fig. 6 shows the average bitstream generated by the feedback loop during the experiment. As it can be observed, for achieving lower C th values, it is necessary to inject more BIT0 waveforms (the average bitstream decreases). On the other hand, increasing the average number of BIT1 waveforms generates higher values of C[V 1 ]. Each time a new target value is applied the control saturates (it applies only BIT0 or BIT1 waveforms) till the new C th value is reached. Once in this range, the average bitstream follows a slow time evolution, which has also been observed in previous works [11] .
Finally, a distinctive feature of sigma-delta modulators is the power spectrum density of the generated bitstream. For the firstorder case, it is known that the quantization noise presents a zero at 0 Hz and the slope is approximately 20 dB/dec (see Fig. 7 ). 
V. PHYSICAL ANALYSIS
The objective of this section is to investigate the effect of the physics underlying the control experiments introduced in this paper. We analyze the dependence of the C-V curves on the charge trapped in the dielectric, and on other related factors such as density of interface traps. Open-loop measurements will also be shown, in which the displacement of the C-V curves can be observed as a function of different open-loop actuations using constant voltages.
A. C-V Characteristic as a Function of Charge Trapping
In order to check whether the C-V shifts reported in Fig. 4 can be related to charges accumulated in the oxide, the experimental results have been compared with simulations performed using a model of the device capacitance. This model includes effects such as charges in the oxide bulk, charge trapping in the SiO 2 -Si interface and work function difference between the metal and the semiconductor. 
1) Modeling Device Capacitance:
The model has been obtained following the classical theory for Metal-SiO 2 -Si structures [5] , [14] . As we used a frequency of 2 MHz in the measurements, we consider that there is no contribution from interface states to the HF capacitance, although some could be present under accumulation and depletion conditions for traps very close to the conduction band (< 0.2 eV) with very high interface state densities [15] . Thus, the capacitance per unit area of the structure C is a series combination of the oxide layer capacitance C ox and the depletion layer-semiconductor capacitance C s
where C ox = ox 0 /d ox , ox and d ox being the oxide permittivity and thickness, respectively. An analytical expression of C s for uniformly doped silicon and HF conditions is obtained in [5, Ch. 7] from the equivalent charge density in the semiconductor Q s . For n-type silicon the latter is
where n i and s are the intrinsic carrier concentration and the permittivity of silicon, respectively, N D is the donor concentration, L D = s 0 /qβN D is the Debye length, β = q/k B T and ψ s is the potential, or energy band bending, at the silicon surface.
The semiconductor capacitance can be obtained as
This implies that ψ s must be calculated first to obtain C s . Let us now consider that a voltage bias V G is being applied to the device. The voltage drop across the entire structure must be zero
where Δφ ms is the work function difference between the metal and the semiconductor, and ψ s and ψ ox are the potential drops along the semiconductor and along the oxide, respectively. ψ ox can be calculated as Q m /C ox , Q m being the charge density in the metal layer. Additionally, by charge neutrality, Q m must be equal to the charge at the oxide-semiconductor interface and the charge in the semiconductor Q s . As discussed later in this section, the charge at the oxide-semiconductor interface can be modeled as Q ox + Q it , where Q ox is an equivalent-fixed charge and Q it is the charge due to interface traps. According to all this, charge neutrality leads to
Note that both Q it and Q s are the functions of the surface potential ψ s . By substituting (5) into (4), one can obtain
The surface potential ψ s and therefore the total capacitance of the device C(V G ) can be calculated by numerically solving (6) and then using (3) and (1).
2) Modeling Oxide Charges:
Up to four different types of charge can exist in the oxide layer [16] .
1) Mobile ionic charge: Positive charges in the oxide bulk due to ionic impurities such as Na + or K + . 2) Oxide-trapped charge: Positive or negative charges due to holes or electrons trapped in the oxide bulk. 3) Fixed oxide charge: Positive charge due to structural defects closer to the oxide-semiconductor interface. 4) Interface-trapped charge: Positive or negative charges due to process induced defects, metal impurities and bondbreaking processes (i.e., induced by radiation), located in the oxide-semiconductor interface. The first three types of charge lead to rigid shift of the C-V curve. In the model used in this paper, Q ox summarizes the effect of these charge types, seen as an equivalent charge density in the oxide-semiconductor interface, after integration of the Poisson equation along the oxide layer.
On the other hand, interface traps are electrically connected with the semiconductor and therefore can be charged or not depending on the surface potential ψ s . It is well known that interface traps can be acceptorlike (negatively charged when filled with an electron and neutral when empty) or donorlike (positively charged when empty and neutral and when filled with an electron). Additionally, it is not possible to determine this trap characteristic from the capacitance measured at 2 MHz, where only the variation of the interface-trapped charge Q it coming from both types of traps can be obtained. Then, the simplified model of Q it used in this paper assumes that 1) there is a constant trap density D it along the silicon gap, being half of it acceptorlike and half of it donorlike, i.e.,
, and 2) all trap levels below the Fermi level E f are full and all above E f are empty. Under these assumptions the expression given below is obtained, where N V and N C are the valence and conduction levels, respectively,
3) Simulations Versus Experimental Data:
Fittings of the experimental C-V curves reported in Fig. 4 with the analytical model described above have been performed, taking Q ox and D it as parameters. The results are shown in Fig. 8 . In good agreement with the theory, these results indicate that the horizontal-rigid C-V shifts correspond to variations of the charge trapped in the oxide Q ox . Moreover, both the mobile ionic charge and the fixed oxide charge components of Q ox depend on the fabrication process and they can hardly vary during the experiments. Then, it can be concluded that such C-V shifts correspond to positive and negative variations of the charge trapped in the bulk of the oxide, being the total oxide charge positive in the cases reported.
Additionally, the charge trapped in the interface Q it can either be positive or negative, depending on the surface potential, thus on V . This produces opposite shift in the accumulation and depletion sections within the same C-V curve, a phenomenon known as C-V stretch-out [5] . This phenomenon may also explain the C-V stretching observed for the CV 4 case shown in Fig. 4 . In Fig. 8 , a small discrepancy between simulation and experimental results is seen in the accumulation section. However, this discrepancy is due to the simplified model used, which assumes a constant D it . This is a rough approach since in practice D it can exhibit noticeable variation along the band gap [17] and, as mentioned before, some response could be related to interface traps close to the conduction band edge [15] .
B. Open-Loop Actuation With Constant Voltages: Observation of C-V Transient Displacements
The objective now is to present a first analysis of the dynamics of charge trapping as a function of constant voltage open-loop actuations. Fig. 9 shows the C-V curves obtained at different instants during an experiment made on a pristine device (not previously stressed). In this experiment a sequence of different voltages is applied to the device, while the C-V is measured at the time instants in which the actuation voltage is switched. The sequence of applied voltages and voltage shifts of the C-V curves for this experiment can be found in Fig. 10 . As it can be seen, the experiment begins by applying an increasing sequence of positive voltages, and the C-V curve is displaced to the left, indicating an increase of net trapped charge. In a second part of the experiment, a decreasing sequence of negative voltages is applied and the C-V curves move to the right, indicating a decrease in the net trapped charge. Fig. 11 shows the result of a second experiment performed in another pristine device. In the second case, initially a decreasing sequence of negative voltages is applied, and then an increasing sequence of positive voltages. As it can be observed, the application of negative voltage produces displacements to the 
C. Discussion and Design Criteria
Charge trapping and detrapping as well as the conduction processes taking place in the dielectrics are complex. It has been shown that the horizontal shifts of the C-V curves are attributed to the presence of charge trapping in the bulk of the oxide. The stretching of C-V characteristics is associated with different density levels of interface traps in the oxide-silicon interface. This way, it has been possible to obtain a good match between the experimental curves with the curves fitted, taking into account this model. The main conclusion is that monitoring of the C-V displacement allows to follow the time evolution of the net charge trapped in the bulk of oxide and in the siliconoxide interface. Finally, the application of voltages of different polarity, at least for those magnitudes that have been measured in this paper, generate either to increase or decrease the net charge in the dielectric.
The essential mechanisms allowing a sliding-mode control, or any other type of control, are obviously how sensing and actuation can take place. The main advantage of the sliding mode topology presented in this paper is that it is only necessary for the following: 1) For sensing: To detect whether the net trapped charge is above or below a certain desired level; 2) For actuation: To be able either to increase or decrease the net trapped charge. The proposed control will generate the adequate sequence of BIT0/BIT1 symbols so as to make C[V 1 ] = C th . This means that 
VI. CONCLUSION
A new C-V control for MOS capacitors was presented in this paper. The proposed method, based on sigma-delta modulation, allows to horizontally displace the C-V characteristic of the device and maintain it at a desired point so that the net charge trapped in the dielectric layer remains constant. The control capability relies on the complementary sign of the shift generated by voltages of different polarity. Several analysis and experiments were undertaken to explain how the changes in the C-V can be related to charge trapping in the bulk of the oxide layer and in the silicon-oxide interface, and how charge trapped can be sensed and actuated. To the knowledge of the authors, this is the first time that trapped charge was controlled in MOS capacitors. This may be seen as new way of improving the reliability of MOS structures.
